Abstract-This paper presents a continuous-time fourth-order band-pass Σ∆ Modulator for digitizing radio-frequency signals in software-defined-radio mobile systems. The modulator architecture is made up of two resonators and a 16-level quantizer in the feedforward path and a raised-cosine finite-impulsiveresponse feedback DAC. The latter is implemented with a reduced number of filter coefficients as compared to previous approaches, which allows to increase the notch frequency programmability from 0.0375fs to 0.25fs, while keeping stability and robustness to circuit-element tolerances. These features are combined with undersampling techniques to achieve an efficient and robust digitization of 0.455-to-5GHz signals with scalable 8-to-15bit effective resolution within 0.2-to-30MHz signal bandwidth, with a reconfigurable 1-to-4GHz sampling frequency 1 .
I. INTRODUCTION
Future generations of Software-Defined-Radio (SDR) transceivers will perform most of the signal processing in the digital domain, thus allowing to increase their programmability and adaptability to a large number of standards and operation modes of hand-held devices based on this technology. The most critical key building block enabling such a technology is the Analog-to-Digital Converter (ADC). This circuit should be ideally placed at the antenna so that Radio Frequency (RF) signals could be directly digitized, thus being processed in a flexible way by running software on a Digital Signal Processor (DSP) [1] .
Unfortunately, the efficient implementation of SDR mobile terminals is still far from a consumer product deployment, mostly limited by the unfeasible power-hungry specifications required for the ADC. However, recent advances in Continuous-Time (CT) Sigma-Delta Modulation (Σ∆M) techniques -fueled by the continuous downscaling of CMOS processes -are pushing RF digitization forward, taking significant steps towards making SDR-based phones a reality [2] - [7] .
The majority of reported RF digitizers are Band-Pass (BP) CT-Σ∆Ms which include diverse strategies to reduce the required sampling frequency and mitigate the impact of interference signals. Some of the proposed techniques are frequency-translation [8] , out-of-band embedded filtering [5] and undersampling or subsampling [2] , [3] , [7] , [9] , [10] . The latter allows to digitize RF signals placed at f RF > f s /2 (with f s being the sampling frequency), while still keeping high values of the OverSampling Ratio (OSR), since the signal bandwidth is typically B w (f RF , f s ) [9] , [10] . The performance of undersampling Σ∆Ms is mainly degraded by two major limiting factors. One is the attenuation of the RF alias signal in the Nyquist band and the other is the reduction of the quality factor of the noise transfer function. These problems can be partially mitigated by combining Finite-Impulsive-Response (FIR) filters and raised-cosine waveform for the Digital-to-Analog Converter (DAC) in the feedback path of the modulator [7] , [11] , [12] . However, this approach increases in practice the number of Σ∆M loop-filter coefficients, with the subsequent penalty in terms of sensitivity to technology process variations and limited range of notch frequency programmability while keeping stable behavior.
This problem, which is aggravated as the loop-filter order increases, is addressed in this paper by simplifying the implementation of undersampling CT BP-Σ∆Ms with raisedcosine FIR DACs. The proposed architecture reduces the required number of feedback paths and gain coefficients, while providing excess loop delay compensation and guaranteeing stability and equivalence with the corresponding DiscreteTime (DT) system in a widely programmable range of 0.0375-to-0.25f s notch frequencies. These features are put together and applied to the system-level design of a fourth-order topology with embedded 4-bit quantization intended for RFto-Digital conversion in SDR applications. Fig. 1 shows the conceptual block diagram of a SDR receiver, where after being filtered and preamplified by the LNA, RF signals are digitized by a CT BP-Σ∆M and most of the signal processing is carried out by a DSP. The majority of reported BP-Σ∆Ms use a fixed notch frequency, f n , and hence a widely programmable frequency synthesizer is required to place the in-coming signal within the passband of the BP-Σ∆M. Alternatively, the design of the synthesizer can be simplified if a reconfigurable BP-Σ∆Ms with tunable f n is used instead [6] . 
II. DESIGN CONSIDERATIONS OF RF Σ∆MS

A. Modulator Specifications
In order to find out the specifications of a BP-Σ∆M in a SDR receiver like that shown in Fig. 1 , a number of wireless standards were considered, namely: GSM, EDGE, GPRS, CMDA-2000, WCDMA, Bluetooth, WLAN (IEEE 802.11a/b/n), WiMAX and LTE. Handling all these operating modes in the SDR of the system in Fig. 1 requires digitizing signals with carrier frequencies ranging from 0.455GHz (CDMA-2000) to 5.093GHz (WiMAX) with channel bandwidths (B w ) varying from 0.2MHz (GSM) to 30MHz (LTE).
The calculation of the required Dynamic Range (DR) involves considering the different ranges of input signals for each standard, ranging from the minimum level (determined by the standard sensitivity) to the strongest out-of-band blockers, while satisfying the required Noise Figure (NF) and linearity. As a case study, and considering a LNA with 15-dB gain, 3-dB NF and an off/on chip blocker attenuation of 15dB, the computation of the BP-Σ∆M effective resolution -beyond the scope of this paper -yields to an scalable DR of 90dB to 50dB from B w = 200kHz to B w = 30MHz, respectively.
B. Benefits of Undersampling
The modulator requirements detailed above imposes very aggressive specifications, particularly in terms of the sampling frequencies required by the ADC. These requirements can be relaxed by using undersampling techniques. To this end, let us consider that RF signals are located at a given frequency, f RF , and they are processed in Fig. 1 by a BP-Σ∆M working at f s . In terms of the carrier signal at f RF , the signal is undersampled, since f s < 2f RF . However, in terms of the signal bandwidth, B w , the modulating signal, which contains the information, is oversampled since B w f s . Therefore, the output spectrum of the BP-Σ∆M in Fig. 1 has a replica of the input (RF) signal with noise shaped at a lower frequency, f n , given by [13] :
where rem(x, y) stands for the reminder of x/y. Note from the above expression that in order to downconvert a RF signal without overlapping, three conditions need to be fullfiled:
As an illustration, Table I shows several alternative values of f s and f n for different wireless standards under consideration. Therefore, taking into account the three mentioned conditions (a)-(c) and the whole range of f RF to be covered by the undersampling BP-Σ∆M in Fig. 1 , f s should be programmable to the following values: 1, 2, 2.5 and 4GHz. In addition, a widely programmable value of f n is required, ranging from 0.0375f s to 0.237f s .
III. PROPOSED RF-TO-DIGITAL Σ∆M ARCHITECTURE Fig. 2 shows the block diagram of the proposed CT BP-Σ∆M. It consists of a fourth-order single-loop topology made up of two resonators. In order to reduce the impact of alias signal attenuation, a raised-cosine DAC has been used and combined with half-delayed FIR based feedback loop in order to increase the degrees of freedom in the synthesis process when applying a DT-to-CT transformation method [11] .
Two additional feedback paths, with gains c 0 and c 1 , are included to compensate for the excess loop delay error. The latch driving the first compensation path, i.e. the path with gain c 0 , has the opposite phase to the clock signals driving the quantizer and the other feedback paths. The second compensation path is introduced with a full sampling-period delay. This way, the modulator exhibits a full digital delay between the quantizer output and main DAC inputs. Also a minimum of one full delay does exist between the modulator output to the input of the quantizer through both compensation paths, which gives a full sampling-period delay margin for the quantizer+DAC operation.
Compared to previous approaches of CT BP-Σ∆Ms based on raised-cosine FIR feedback DACs [7] , [11] , the proposed architecture uses a two-tap FIR structure instead of three-tap based implementation. For instance, the modulator in [11] uses 16 feedback coefficients instead of only 6 coefficients used in the proposed architecture. This simplification of the loop-filter implementation results in an improvement of the sensitivity of the modulator with respect to circuit-element tolerances and mismatches. The latter is particularly critical in SDR applications, since a high degree of tunability is required to have a widely programmable notch frequency as stated in previous section. The modulator is synthesized in two steps. First, a DT BP-Σ∆M is obtained from an equivalent Low-Pass (LP) system which fulfills the required specifications. Second, a DT-to-CT transformation is applied to obtain the desired CT system.
A. LP-to-BP Transformation
The desired fourth-order DT BP-Σ∆M is obtained by applying the following transformation [14] :
to a LP-Σ∆M which satisfies the required specifications in terms of DR and B w , for the different standards stated in Section II. This way, applying the transformation in (2) to the Noise Transfer Function (NTF) of a second-order LP-Σ∆M, the desired N T F (z) is obtained for a fourth-order BP-Σ∆M with center frequency at f n . Once the desired BP N T F (z) is obtained, the loop filter transfer function, can be easily derived as H(z) = 1 − 1/N T F (z).
B. DT-to-CT Transformation
The loop-filter transfer function, H(s), of the CT BP-Σ∆M is derived from the well-known DT-to-CT equivalence:
where Z(·) and L(·) denotes the Z-transform and L-transform symbols and H COS-FIR-DAC (s) is the transfer function of the raised-cosine FIR-based DAC. As this DAC transfer function uses half-delay, modified Z-transform is a more suitable technique to compute (3) with delays which are not integral multiples of the sampling time [11] . In order to calculate the modified Z-transform of (3), partial fraction forms were considered for the different resonator feedback paths including the unit delay in Fig. 2 , expressed as:
where subscript m u,v denotes the different gains used in the feedback paths, and u, v = 1, 2 and (p k , p * k ) stand for the complex conjugate poles of the transfer function for a given f n . Two additional terms, b 1 /z and b 2 /z 2 , result from the mentioned partial form decomposition. These terms can be cancelled out by the compensation feedback paths, with gains c 0 and c 1 . This way, applying superposition and replacing all expressions of T F muv (z) in (3), the modulator loop-filter coefficients, m 1k , m 2k and c k , with k = 0, 1, can be obtained for all required values of f n . As an illustration, Table II shows Following the same procedure, loop-filter coefficients can be calculated for different values of f n as detailed in Table III. IV. SIMULATION RESULTS Fig. 3 shows the output spectra for different cases of notch frequencies corresponding to RF signals located at 0.44 GHz (Fig. 3(a) ), 2.14GHz (Fig. 3(b) ) and 5.09GHz (Fig. 3(c) ). Combining undersampling techniques with reconfigurable f n , the modulator is able to digitize RF signals lying within the ranges 0.7875f s -to-f s , 1.7875f s -to-2f s , 2.7875f s -to-3f s , 3.7875f s -to-4f s , etc. The modulator can operate in a normal operation, i.e. without using undersampling, with a variable 0.0375f s -to-0.25f s value of f n . This way, as illustrated in Table I , a number of different signal frequencies and bandwidths in the range of B w = 0.2-to-30MHz, can be handled with an scalable 90-to-50dB SNR. As an illustration, Fig. 4 shows several SNR-versus-input level curves considering different cases of input signal bandwidths and notch frequencies depicted in Fig. 3 .
As stated in previous sections, one of the benefits of the presented architecture is the reduced number of coefficients, which is directly translated in a lower sensitivity to mismatch and circuit-element tolerances. As an illustration of the robustness of the proposed Σ∆M, Fig. 5 shows the histogram of SNR of a 150-run Monte Carlo simulation for CDMA-450 ( Fig. 5(a) ) and WiMAX (Fig. 5(b) ) standards. In both cases an standard deviation of 10% was considered in all loop-filter coefficients. It can be shown how the SNR is degraded in 3-4dB in the worst cases. 
V. CONCLUSIONS
An improved implementation of an undersampling CT BPΣ∆Ms with raised-cosine FIR feedback DAC has been presented. The modulator architecture reduces the number of loop-filter coefficients with respect to previous approaches, which results in a larger robustness with respect to mismatch, while keeping stability and a complete equivalence between the discrete-time system and the continuous-time implementation. These advantages make the proposed modulator very suited for RF digitization in the next generation of softwaredefined-radio mobile systems. 
